THE INSTITUTION
OF ELECTRICAL
ENGINEERS
IEE

IEE PROCEEDINGS-G

Electronic Circuits and Systems

Vol. 132, 1985

Published by
The IEE, Savoy Place, London WC2R 0BL, United Kingdom
Publishing Department: PO Box 8, Southgate House, Stevenage, Herts. SG1 1HQ, United Kingdom

IEE Proceedings Part G

Electronic Circuits and Systems

The Institution of Electrical Engineers, Savoy Place, London WC2R 0BL, United Kingdom.
Publishing Department: PO Box 8, Southgate House, Stevenage, Herts. SG1 1HQ, United Kingdom

Volume 132 1985 UK ISSN 0143–7089

HONORARY EDITORS

Dr. D.G. Haigh (*Imperial College, London*)
M.J. Withers (*ERA Technology Ltd., Surrey*)

Pages in issues of *IEE Proceedings Part G*, 1985

Pages	Issue No.	Date
1–32	1	February
33–72	2	April
73–112	3	June
113–172	4	August
173–248	5	October
249–304	6	December

This publication is copyright under the Berne Convention and the International Copyright Convention. All rights reserved. Apart from any copying under the UK Copyright Act 1956, part 1, section 7, whereby a single copy of this article may be supplied, under certain conditions, for the purposes of research or private study, by a library of a class prescribed by the UK Board of Trade Regulations (Statutory Instruments, 1957, no. 868), no part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means without the prior permission of the copyright owners. Permission is, however, not required to copy abstracts of papers or articles on condition that a full reference to the source is shown.

An IEE licensing arrangement exists whereby organisations entering into an agreement are legally entitled to make up to ten copies of an IEE paper or article.

Authorisation to photocopy items for internal or personal use, or for the internal or personal use of specific clients, is granted by the Institution of Electrical Engineers for libraries and other users registered with the Copyright Clearance Center Transactional Reporting Service, provided that the base fee of $2.00 per copy is paid directly to the Copyright Clearance Center, Inc., 21 Congress Street, Salem, MA 01970, USA. 0143–7089/85 $2.00 + 0.00. This consent does not extend to other kinds of copying, such as copying for general distribution, for advertising or promotional purposes, for creating new collective works, or for resale.

Photocopies of individual papers published in the *IEE Proceedings* can be supplied from the IEE Library at 10p per page plus a handling change of 50p per page, which covers the cost of surface mail (airmail extra). The handling charge is waived if reprints are collected from Savoy Place by purchasers.

The telephone number of the IEE London office is 01 240 1871; telex: 261176 IEELON G; facsimile: 01 240 7735

The IEE is not as a body responsible for the opinions expressed by individual authors.
The IEE is a member of the Association of Learned & Professional Society Publishers.

© 1985: The Institution of Electrical Engineers

Secretary of the IEE: H.H.W. Losty
Managing Editor: Bernard Dunkley; *Assistant Editors*: Steve Barrett, James Newall
Graphics Manager: Maurice Partridge; *Marketing Manager*: Alan Baldwin

Typeset by: Santype International Ltd., Salisbury, Wilts., United Kingdom
Printed by: Unwin Brothers Ltd., Old Woking, Surrey, United Kingdom

Index

IEE Proceedings Part G
Electronic Circuits and Systems
Vol. 132, 1985

ABBREVIATIONS

- **p** paper, address or lecture
- **d** discussion on a paper
- **a** abstract of paper or address
- **e** errata
- **s** synopsis of a paper published in full in another Part of the IEE Proceesings

Author index

A

Abdul-Karim, M.A.H., and Al-Samarraie, A.M.A.H. see Al-Samarraie, A.M.A.H.
Abuelma'atti, M.T. Intermodulation owing to quantisation of two-carrier-level SCPC system p68
Agathoklis, P., and Hamza, M.H. Recursive fixed-memory filter p119
Ahmadi, M., Ramachandran, V., and Gargour, C.S. see Ramachandran, V.
Al-Rawas, L.A.A., and Ormondroyd, R.F. see Ormondroyd, R.F.
Al-Samarraie, A.M.A.H., and Abdul-Karim, M.A.H. Digital correlator using delta-sigma modulation p14
Analouei, A.R., Walton, A.J., and Burrow, N.G. Deterministic strategy for trimming thick-film distributed *RC* lowpass active filters p7
Aravena, J.L., and Porter, W.A. see Porter, W.A.

B

Baher, H. Analytic design of constant delay switched-capacitor filters with amplitude selectivity p281
Baher, H. Design of finite-duration impulse response digital and charge-coupled device filters with arbitrary attenuation characteristics p193 e302
Baher, H. Design of finite-duration impulse/response digital and charge-coupled device filters with arbitrary attenuation characteristics p103
Barber, W.L., Brown, E.R., and Beasley, K. see Brown, E.R.
Barros, M.deP., and Lind, L.F. On the realisation of asymmetric transmission zeros for crystal filter design p217
Beasley, K., Brown, E.R., and Barber, W.L. see Brown, E.R.
Beesley, C., and Rokos, H. Parasitic insensitive GIC p301
Bennetts, R.G., and Jack, M.A. Design for testability (Editorial) p73
Bhattacharyya, B.B., and Tavakoli Darkani, M. see Tavakoli Darkani, M.
Borel, D., El-Hennawy, A., and Saleh, N. see El-Hennawy, A.
Bottorff, P.S., Williams, T.W., Walther, R.G., and Das Gupta, S. see Williams, T.W.
Brown, E.R., Beasley, K., and Barber, W.L. Thermal impedance testing of high-speed gate arrays p277
Burgess, N., Damper, R.I., Shaw, S.J., and Wilkins, D.R.J. Faults and fault effects in NMOS circuits—impact on design for testability p82
Burrow, N.G., Analouei, A.R., and Walton, A.J. see Analouei, A.R.

C

Calandra, E.F., and Sommariva, A.M. On the dynamical stability of negative conductance free running oscillators p143
Chen, Keping, and Eriksson, S. Design of parasitic-insensitive four-phase wave SC filters p46
Cichocki, A., and Unbehauen, R. Design of precision switched-capacitor generalised integrators and their applications to the synthesis of nonlinear networks p225
Comer, D.J. A theoretical basis for practical amplifier design using cascaded operational amplifiers p161
Cosgrove, B. The UK5000 array p90

D

Damper, R.I., Burgess, N., Shaw, S.J., and Wilkins, D.R.J. see Burgess, N.
Das Gupta, S., Williams, T.W., Walther, R.G., and Bottorff, P.S. see Williams, T.W.
Denyer, P.B., and Murray, A.F. see Murray, A.F.

E

Easa, A.K.M., and Marougi, S.D. see Marougi, S.D.
El-Hennawy, A., Borel, D., and Saleh, N. Design and characterisation of a very low current to frequency convertor p184 e302
El-Masry, E.I. Synthesis of a follow-the-leader feedback switched-capacitor structure p18
Eriksson, S., and Chen, Keping see Chen, Keping

F

Fantini, F., and Morandi, C. Failure modes and mechanisms for VLSI ICs—a review p74
Flavin, P.G., Hawker, I., Sheppard, M.J., and Scott, D.L. see Hawker, I.

G

Gargour, C.S., Ramachandran, V., and Ahmadi, M. see Ramachandran, V.

H

Halász, E., Maloberti, F., Montecchi, F., and Torelli, G. see Maloberti, F.
Hamza, M.H., and Agathoklis, P. see Agathoklis, P.
Hawker, I., Sheppard, M.J., Scott, D.L., and Flavin, P.G. Sub-nanosecond ECL uncommitted cell array for transmission system applications p60
Heydt, G., and Lukanek, F. see Lukanek, F.
Holmes, F.E., and Jamal, H. see Jamal, H.
Holt, A.G.J., Marir, F., and Shakaff, A.Y. Md. see Marir, F.
Huertas, J.L., Rueda, A., and Rodriguez-Vazquez, A. see Rueda, A.

I

Ismail, M., and Kim, H.K. Synthesis of new canonical digital ladder filters by continued fractions p1

J

Jack, M.A., and Bennetts, R.G. see Bennetts, R.G.
Jamal, H., and Holmes, F.E. A digital dual-slope analogue to digital convertor p149

K

Kazmierski, T.J., and Nichols, K.G. Single iteration approach to backward differentiation formulas p249
Kim, H.K., and Ismail, M. see Ismail, M.
King, R.A., and McLernon, D.C. see McLernon, D.C.

L

Lawson, S.S. Frequency transformations for the simple 2-port wave digital filter adaptor chain p237
Lind, L.F., and Barros, M.deP. see Barros, M.deP.
Lukanek, F., and Heydt, G. Phase adjustable channel selector circuit for the Gbit/s range p288

M

Maloberti, F., Montecchi, F., Torelli, G., and Halász, E. Bilinear design of fully differential switched-capacitor ladder filters p266
Maloberti, F., and Montecchi, F. Low-frequency noise reduction in time-shared switched-capacitor ladder filters p39
Marir, F., Shakaff, A.Y. Md., and Holt, A.G.J. Two-dimensional convolution using number theoretic transforms without matrix transposition and without overlap p211 e302
Marougi, S.D., and Easa, A.K.M. Acquisition behaviour of phase-locked loops employing an imbalanced phase detector in the absence of noise p113
McLernon, D.C., and King, R.A. New result for limit cycles in two-dimensional recursive digital filters p53
Montecchi, F., Maloberti, F., Torelli, G., and Halász, E. see Maloberti, F.
Montecchi, F., and Maloberti, F. see Maloberti, F.
Morandi, C., and Fantini, F. see Fantini, F.
Morgan, N.P., and Tzou, K.-H. see Tzou, K.-H.
Moschytz, G.S., and Mulawka, J.J. see Mulawka, J.J.
Mulawka, J.J., and Moschytz, G.S. A by-inspection analysis of SC networks using direct topological rules p255
Murray, A.F., and Denyer, P.B. Testability and self-test in NMOS and CMOS VLSI signal processors p93

N

Nagaraj, K. High-resolution switched-capacitor algorithmic digital-to-analogue convertor p200
Nichols, K.G., and Kazmierski, T.J. see Kazmierski, T.J.

O

Ormondroyd, R.F., and Al-Rawas, L.A.A. An improved delay lock loop for use in ranging and data modulated spread-spectrum systems p291

P

Plotkin, E.I., Swamy, M.N.S., and Roytman, L.M. see Swamy, M.N.S.
Porter, W.A., and Aravena, J.L. Local state models for *m*-dimensional operators p205

R

Ramachandran, V., Gargour, C.S., and Ahmadi, M. Cascade realisation of the irrational immittance $s^{1/2}$ p64
Rankin, P.J., and Soin, R.S. see Soin, R.S.
Rodriguez-Vazquez, A., Rueda, A., and Huertas, J.L. see Rueda, A.
Rokos, H., and Beesley, C. see Beesley, C.
Roytman, L.M., Swamy, M.N.S., and Plotkin, E.I. see Swamy, M.N.S.
Rueda, A., Huertas, J.L., and Rodriguez-Vazquez, A. Basic circuit structures for the synthesis of piecewise polynomial one-port resistors p123
Rumala, S.N. Modelling of commodity retail networks at static equilibrium price levels p167

S

Saleh, N., El-Hennawy, A., and Borel, D. see El-Hennawy, A.
Schofield, M.J. Knowledge-based test generation p108
Scott, D.L., Hawker, I., Sheppard, M.J., and Flavin, P.G. see Hawker, I.
Shakaff, A.Y. Md., Marir, F., and Holt, A.G.J. see Marir, F.
Shaw, S.J., Burgess, N., Damper, R.I., and Wilkins, D.R.J. see Burgess, N.
Sheppard, M.J., Hawker, I., Scott, D.L., and Flavin, P.G. see Hawker, I.
Siuzdak, J. Compensative phase meter with lock-in detection p189 e302
Soin, R.S., and Rankin, P.J. Efficient tolerance analysis using control variates p131
Sommariva, A.M., and Calandra, E.F. see Calandra, E.F.
Swamy, M.N.S., Roytman, L.M., and Plotkin, E.I. On stability tests for two-dimensional digital filters p57

T

Tavakoli Darkani, M., and Bhattacharyya, B.B. Generation and design of canonic grounded-capacitor variable-frequency *RC*-active oscillators p153 e224

Torelli, G., Maloberti, F., Montecchi, F., and Halász, E. see Maloberti, F.

Trzaska, Z.W. The inverse problem to matrix polynomial factorisation and its application to circuit design p221

Tsdaka, A. Resistance between row and column terminals in a uniform resistor matrix p165

Tzou, K.-H., and Morgan, N.P. A fast pipelined DFT processor and its programming considerations p273

U

Unbehauen, R., and Cichocki, A. see Cichocki, A.

V

Vasiljević, D.M. Nonlinear analysis of a quartz multivibrator with a complementary switch p33

Velazco, R. Fault localisation when testing complex circuits p241

Vlach, M. LU decomposition and forward-backward substitution of recursive bordered block diagonal matrices p24

W

Walther, R.G., Williams, T.W., Bottorff, P.S., and Das Gupta, S. see Williams, T.W.

Walton, A.J., Analouei, A.R., and Burrow, N.G. see Analouei, A.R.

Wilkins, D.R.J., Burgess, N., Damper, R.I., and Shaw, S.J. see Burgess, N.

Williams, T.W., Walther, R.G., Bottorff, P.S., and Das Gupta, S. Experiment to investigate self-testing techniques in VLSI p105

Wu, C.C. Test point selection methods for the self-testing based analogue fault diagonosis system p173 e302

Subject index

ACTIVE NETWORKS

Generation and design of canonic grounded-capacitor variable-frequency *RC*-active oscillators. M. Tavakoli Darkani and B.B. Bhattacharyya p153 e224

ALGORITHMS

A fast pipelined DFT processor and its programming considerations. K.-H. Tzou and N.P. Morgan p273
LU decomposition and forward-backward substitution of recursive bordered block diagonal matrices. M. Vlach p24
Test point selection methods for the self-testing based analogue fault diagonosis system. C.C. Wu p173 e302

AMPLIFIERS

A theoretical basis for practical amplifier design using cascaded operational amplifiers. D.J. Comer p161
Generation and design of canonic grounded-capacitor variable-frequency *RC*-active oscillators. M. Tavakoli Darkani and B.B. Bhattacharyya p153 e224

ANALOGUE-DIGITAL CONVERSION

A digital dual-slope analogue to digital convertor. H. Jamal and F.E. Holmes p149

CIRCUIT THEORY AND DESIGN

A by-inspection analysis of SC networks using direct topological rules. J.J. Mulawka and G.S. Moschytz p255
An improved delay lock loop for use in ranging and data modulated spread-spectrum systems. R.F. Ormondroyd and L.A.A. Al-Rawas p291
Analytic design of constant delay switched-capacitor filters with amplitude selectivity. H. Baher p281
Basic circuit structures for the synthesis of piecewise polynomial one-port resistors. A. Rueda, J.L. Huertas and A. Rodriguez-Vazquez p123
Bilinear design of fully differential switched-capacitor ladder filters. F. Maloberti, F. Montecchi, G. Torelli and E. Halász p266
Cascade realisation of the irrational immittance $s^{1/2}$. V. Ramachandran, C.S. Gargour and M. Ahmadi p64
Compensative phase meter with lock-in detection. J. Siuzdak p189 e302
Design and characterisation of a very low current to frequency convertor. A. El-Hennawy, D. Borel and N. Saleh p184 e302
Design for testability (Editorial). R.G. Bennetts and M.A. Jack p73
Design of finite-duration impulse response digital and charge-coupled device filters with arbitrary attenuation characteristics. H. Baher p193 e302
Design of finite-duration impulse/response digital and charge-coupled device filters with arbitrary attenuation characteristics. H. Baher p103
Design of parasitic-insensitive four-phase wave SC filters. Keping Chen and S. Eriksson p46
Design of precision switched-capacitor generalised integrators and their applications to the synthesis of nonlinear networks. A. Cichocki and R. Unbehauen p225
Efficient tolerance analysis using control variates. R.S. Soin and P.J. Rankin p131
Fault localisation when testing complex circuits. R. Velazco p241
Faults and fault effects in NMOS circuits—impact on design for testability. N. Burgess, R.I. Damper, S.J. Shaw and D.R.J. Wilkins p82
Generation and design of canonic grounded-capacitor variable-frequency *RC*-active oscillators. M. Tavakoli Darkani and B.B. Bhattacharyya p153 e224
High-resolution switched-capacitor algorithmic digital-to-analogue convertor. K. Nagaraj p200
Knowledge-based test generation. M.J. Schofield p108
Nonlinear analysis of a quartz multivibrator with a complementary switch. D.M. Vasiljević p33
On the realisation of asymmetric transmission zeros for crystal filter design. M.deP. Barros and L.F. Lind p217
Parasitic insensitive GIC. C. Beesley and H. Rokos p301
Phase adjustable channel selector circuit for the Gbit/s range. F. Lukanek and G. Heydt p288
Testability and self-test in NMOS and CMOS VLSI signal processors. A.F. Murray and P.B. Denyer p93
The UK5000 array. B. Cosgrove p90
The inverse problem to matrix polynomial factorisation and its application to circuit design. Z.W. Trzaska p221

COMPUTER SIMULATION

Efficient tolerance analysis using control variates. R.S. Soin and P.J. Rankin p131

COMPUTER-AIDED DESIGN

Design for testability (Editorial). R.G. Bennetts and M.A. Jack p73
Fault localisation when testing complex circuits. R. Velazco p241
Knowledge-based test generation. M.J. Schofield p108
Testability and self-test in NMOS and CMOS VLSI signal processors. A.F. Murray and P.B. Denyer p93
The UK5000 array. B. Cosgrove p90

CONVERTORS

Design and characterisation of a very low current to frequency convertor. A. El-Hennawy, D. Borel and N. Saleh p184 e302
High-resolution switched-capacitor algorithmic digital-to-analogue convertor. K. Nagaraj p200

DIGITAL CIRCUITS

A digital dual-slope analogue to digital convertor. H. Jamal and F.E. Holmes p149
Frequency transformations for the simple 2-port wave digital filter adaptor chain. S.S. Lawson p237
High-resolution switched-capacitor algorithmic digital-to-analogue convertor. K. Nagaraj p200

ELECTRONIC CIRCUITS

An improved delay lock loop for use in ranging and data modulated spread-spectrum systems. R.F. Ormondroyd and L.A.A. Al-Rawas p291
Design and characterisation of a very low current to frequency convertor. A. El-Hennawy, D. Borel and N. Saleh p184 e302
Design of precision switched-capacitor generalised integrators and their applications to the synthesis of nonlinear networks. A. Cichocki and R. Unbehauen p225
Deterministic strategy for trimming thick-film distributed *RC* lowpass active filters. A.R. Analouei, A.J. Walton and N.G. Burrow p7
Nonlinear analysis of a quartz multivibrator with a complementary switch. D.M. Vasiljević p33
Phase adjustable channel selector circuit for the Gbit/s range. F. Lukanek and G. Heydt p288
Single iteration approach to backward differentiation formulas. T.J. Kazmierski and K.G. Nichols p249

FAULT LOCATION

Test point selection methods for the self-testing based analogue fault diagonosis system. C.C. Wu p173 e302

FEEDBACK

Synthesis of a follow-the-leader feedback switched-capacitor structure. E.I. El-Masry p18

FILTERS AND FILTERING

Analytic design of constant delay switched-capacitor filters with amplitude selectivity. H. Baher p281
Bilinear design of fully differential switched-capacitor ladder filters. F. Maloberti, F. Montecchi, G. Torelli and E. Halász p266
Design of finite-duration impulse response digital and charge-coupled device filters with arbitrary attenuation characteristics. H. Baher p193 e302
Design of finite-duration impulse/response digital and charge-coupled device filters with arbitrary attenuation characteristics. H. Baher p103
Design of parasitic-insensitive four-phase wave SC filters. Keping Chen and S. Eriksson p46
Deterministic strategy for trimming thick-film distributed *RC* lowpass active filters. A.R. Analouei, A.J. Walton and N.G. Burrow p7
Frequency transformations for the simple 2-port wave digital filter adaptor chain. S.S. Lawson p237
Local state models for *m*-dimensional operators. W.A. Porter and J.L. Aravena p205
Low-frequency noise reduction in time-shared switched-capacitor ladder filters. F. Maloberti and F. Montecchi p39
New result for limit cycles in two-dimensional recursive digital filters. D.C. McLernon and R.A. King p53
On stability tests for two-dimensional digital filters. M.N.S. Swamy, L.M. Roytman and E.I. Plotkin p57
On the realisation of asymmetric transmission zeros for crystal filter design. M.deP. Barros and L.F. Lind p217
Parasitic insensitive GIC. C. Beesley and H. Rokos p301
Recursive fixed-memory filter. P. Agathoklis and M.H. Hamza p119
Synthesis of a follow-the-leader feedback switched-capacitor structure. E.I. El-Masry p18
Synthesis of new canonical digital ladder filters by continued fractions. M. Ismail and H.K. Kim p1

GRAPH THEORY AND TOPOLOGY

A by-inspection analysis of SC networks using direct topological rules. J.J. Mulawka and G.S. Moschytz p255

IMAGE PROCESSING

Two-dimensional convolution using number theoretic transforms without matrix transposition and without overlap. F. Marir, A.Y. Md. Shakaff and A.G.J. Holt p211 e302

INSTRUMENTATION AND MEASURING SCIENCE

Compensative phase meter with lock-in detection. J. Siuzdak p189 e302

INTEGRATED CIRCUITS

Design for testability (Editorial). R.G. Bennetts and M.A. Jack p73
Failure modes and mechanisms for VLSI ICs—a review. F. Fantini and C. Morandi p74
Fault localisation when testing complex circuits. R. Velazco p241
Knowledge-based test generation. M.J. Schofield p108
The UK5000 array. B. Cosgrove p90
Thermal impedance testing of high-speed gate arrays. E.R. Brown, K. Beasley and W.L. Barber p277

MATHEMATICAL TECHNIQUES

A fast pipelined DFT processor and its programming considerations. K.-H. Tzou and N.P. Morgan p273
Analytic design of constant delay switched-capacitor filters with amplitude selectivity. H. Baher p281
Efficient tolerance analysis using control variates. R.S. Soin and P.J. Rankin p131
Intermodulation owing to quantisation of two-carrier-level SCPC system. M.T. Abuelma'atti p68
LU decomposition and forward-backward substitution of recursive bordered block diagonal matrices. M. Vlach p24
Local state models for *m*-dimensional operators. W.A. Porter and J.L. Aravena p205
Modelling of commodity retail networks at static equilibrium price levels. S.N. Rumala p167
Resistance between row and column terminals in a uniform resistor matrix. A. Tsdaka p165
Single iteration approach to backward differentiation formulas. T.J. Kazmierski and K.G. Nichols p249

Synthesis of new canonical digital ladder filters by continued fractions. M. Ismail and H.K. Kim p1
The inverse problem to matrix polynomial factorisation and its application to circuit design. Z.W. Trzaska p221
Two-dimensional convolution using number theoretic transforms without matrix transposition and without overlap. F. Marir, A.Y. Md. Shakaff and A.G.J. Holt p211 e302

MATRIX ALGEBRA

LU decomposition and forward-backward substitution of recursive bordered block diagonal matrices. M. Vlach p24
The inverse problem to matrix polynomial factorisation and its application to circuit design. Z.W. Trzaska p221
Two-dimensional convolution using number theoretic transforms without matrix transposition and without overlap. F. Marir, A.Y. Md. Shakaff and A.G.J. Holt p211 e302

MODELLING

Design for testability (Editorial). R.G. Bennetts and M.A. Jack p73
Failure modes and mechanisms for VLSI ICs—a review. F. Fantini and C. Morandi p74
Fault localisation when testing complex circuits. R. Velazco p241
Faults and fault effects in NMOS circuits—impact on design for testability. N. Burgess, R.I. Damper, S.J. Shaw and D.R.J. Wilkins p82
Local state models for *m*-dimensional operators. W.A. Porter and J.L. Aravena p205

MODULATION

Digital correlator using delta-sigma modulation. A.M.A.H. Al-Samarraie and M.A.H. Abdul-Karim p14

NETWORKS

A by-inspection analysis of SC networks using direct topological rules. J.J. Mulawka and G.S. Moschytz p255
Basic circuit structures for the synthesis of piecewise polynomial one-port resistors. A. Rueda, J.L. Huertas and A. Rodriguez-Vazquez p123
Cascade realisation of the irrational immittance $s^{1/2}$. V. Ramachandran, C.S. Gargour and M. Ahmadi p64
Deterministic strategy for trimming thick-film distributed *RC* lowpass active filters. A.R. Analouei, A.J. Walton and N.G. Burrow p7
Experiment to investigate self-testing techniques in VLSI. T.W. Williams, R.G. Walther, P.S. Bottorff and S. Das Gupta p105
Modelling of commodity retail networks at static equilibrium price levels. S.N. Rumala p167
Resistance between row and column terminals in a uniform resistor matrix. A. Tsdaka p165
Sub-nanosecond ECL uncommitted cell array for transmission system applications. I. Hawker, M.J. Sheppard, D.L. Scott and P.G. Flavin p60
Synthesis of new canonical digital ladder filters by continued fractions. M. Ismail and H.K. Kim p1
Test point selection methods for the self-testing based analogue fault diagonosis system. C.C. Wu p173 e302

NOISE AND INTERFERENCE

Low-frequency noise reduction in time-shared switched-capacitor ladder filters. F. Maloberti and F. Montecchi p39

NONLINEAR SYSTEMS

Basic circuit structures for the synthesis of piecewise polynomial one-port resistors. A. Rueda, J.L. Huertas and A. Rodriguez-Vazquez p123
Design of precision switched-capacitor generalised integrators and their applications to the synthesis of nonlinear networks. A. Cichocki and R. Unbehauen p225
On the dynamical stability of negative conductance free running oscillators. E.F. Calandra and A.M. Sommariva p143
Single iteration approach to backward differentiation formulas. T.J. Kaźmierski and K.G. Nichols p249

OSCILLATORS

Generation and design of canonic grounded-capacitor variable-frequency *RC*-active oscillators. M. Tavakoli Darkani and B.B. Bhattacharyya p153 e224
On the dynamical stability of negative conductance free running oscillators. E.F. Calandra and A.M. Sommariva p143

PHASING AND PHASE CONTROL

Acquisition behaviour of phase-locked loops employing an imbalanced phase detector in the absence of noise. S.D. Marougi and A.K.M. Easa p113

POLYNOMIALS

The inverse problem to matrix polynomial factorisation and its application to circuit design. Z.W. Trzaska p221

RELIABILITY

Thermal impedance testing of high-speed gate arrays. E.R. Brown, K. Beasley and W.L. Barber p277

SATELLITE LINKS AND SPACE COMMUNICATION

Intermodulation owing to quantisation of two-carrier-level SCPC system. M.T. Abuelma'atti p68

SEMICONDUCTOR DEVICES AND MATERIALS

A digital dual-slope analogue to digital convertor. H. Jamal and F.E. Holmes p149
Failure modes and mechanisms for VLSI ICs—a review. F. Fantini and C. Morandi p74
Faults and fault effects in NMOS circuits—impact on design for testability. N. Burgess, R.I. Damper, S.J. Shaw and D.R.J. Wilkins p82
Sub-nanosecond ECL uncommitted cell array for transmission system applications. I. Hawker, M.J. Sheppard, D.L. Scott and P.G. Flavin p60
Testability and self-test in NMOS and CMOS VLSI signal processors. A.F. Murray and P.B. Denyer p93
The UK5000 array. B. Cosgrove p90
Thermal impedance testing of high-speed gate arrays. E.R. Brown, K. Beasley and W.L. Barber p277

SIGNAL PROCESSING

Testability and self-test in NMOS and CMOS VLSI signal processors. A.F. Murray and P.B. Denyer p93

SIMULATION

Efficient tolerance analysis using control variates. R.S. Soin and P.J. Rankin p131
Faults and fault effects in NMOS circuits—impact on design for testability. N. Burgess, R.I. Damper, S.J. Shaw and D.R.J. Wilkins p82

STABILITY

On stability tests for two-dimensional digital filters. M.N.S. Swamy, L.M. Roytman and E.I. Plotkin p57
On the dynamical stability of negative conductance free running oscillators. E.F. Calandra and A.M. Sommariva p143

TELECOMMUNICATION

Acquisition behaviour of phase-locked loops employing an imbalanced phase detector in the absence of noise. S.D. Marougi and A.K.M. Easa p113

TELECOMMUNICATION TRAFFIC

Sub-nanosecond ECL uncommitted cell array for transmission system applications. I. Hawker, M.J. Sheppard, D.L. Scott and P.G. Flavin p60

TOPOLOGY

A by-inspection analysis of SC networks using direct topological rules. J.J. Mulawka and G.S. Moschytz p255

VERY LARGE SCALE INTEGRATION

Experiment to investigate self-testing techniques in VLSI. T.W. Williams, R.G. Walther, P.S. Bottorff and S. Das Gupta p105
Failure modes and mechanisms for VLSI ICs—a review. F. Fantini and C. Morandi p74
Thermal impedance testing of high-speed gate arrays. E.R. Brown, K. Beasley and W.L. Barber p277

Book reviews

Analysis and design of analog integrated circuits P.R. Gray and R.G. Meyer p130
Bipolar and MOS analog integrated circuit design A.B. Grebene p72
Crystal oscillator circuits R.J. Matthys p71
Custom-specific integrated circuits design and fabrication. S.L. Hurst p287
Design of crystal and other harmonic oscillators B. Parzen and A. Ballato p64
Design of testable logic circuits R.G. Bennetts p112
Electronic circuit analysis: basic principles R.A. Coklasser, D.A. Neaman and C.F. Hawkins p246
Reliability of analogue electronic systems K.B. Klaasen p111